Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Ah Logisim, brings back fond memories of creating a RISC-V CPU for CS61C at UC Berkeley.


That’s cool they switched CS61C to RISC-V.. we did a MIPS CPU (although maybe they are similar now?)




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: