Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

From what I've read, it's also possible to run one ARM core and one RISC-V core concurrently.


Yes, the ARCHSEL register has one bit for each core.

Page 1274 of https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.p....


But how would that be practically usable?




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: